N
neosyn-fpga-mcp
55FairAI-agent MCP server for FPGA design: compile, validate & generate Verilog from C⏚ HDL.
Loading the directory
Loading the directory
MCP servers linked to github.com/neosyn-logic.
1 servers
AI-agent MCP server for FPGA design: compile, validate & generate Verilog from C⏚ HDL.